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(57) ABSTRACT 
A method and structure for minimizing one or more non- 
uniformities in image and position sensing detectors are 
provided. The structure is directed to a focal plane processor 
for removing non-uniformities which distort the computa- 
tion of a desired property of an object of interest in an image 
field. The focal plane processor is capable of selectively 
disconnecting one or more rows and/or columns from fur- 
ther processing in the imaging array for those rows and/or 
columns which contribute to the presence of at least one 
non-uniformity in a video image generated by the focal 
plane processor. In one embodiment, the disconnection 
means is embodied as pre-processing circuitry which 
includes row and column shift registers which provide 
control signals to area-of-interest (AOI) switches. In another 
embodiment, the pixels which comprise the focal plane 
array are constructed in a manner which facilitates their 
individual isolation. 
14 Claims, 7 Drawing Sheets 
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METHOD AND STRUCTURE FOR 
MINIMIZING ERROR SOURCES IN IMAGE 
AND POSITION SENSING DETECTORS 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This application claims the benefit of prior filed 
co-pending U.S. provisional application Ser. No. 601248,902 
filed on Nov. 15, 2000, the contents of which are hereby 
incorporated by reference. 
STATEMENT OF GOVERNMENTAL INTEREST 
This invention was made with U.S. Government support 
under NASA contract no. GSC144701. The U.S. Govern- 
ment has certain rights in this invention. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
This invention relates generally to image processors of the 
type which are located on the focal plane of an imaging 
array, and more particularly to an improved image processor 
for removing non-uniformities which can distort the image 
processor’s computations. 
2. Description of the Related Art 
The class of image sensors known as focal plane proces- 
sors are integrated sensor circuits which combine some form 
of signal processing and an imaging array on a single die. 
The imaging array captures an image which strikes an array 
of pixel sensors lying on a focal plane. The focal plane is a 
light sensitive circuit on which the optical array focuses 
ambient light. The pixel sensors convert light into electrical 
signals. Generally, the focal plane is defined by the surface 
of a semiconductor device which has a plurality of light 
sensitive elements (photo-transconduction elements) formed 
thereon to achieve a pixel sensing capability. 
The signal processing of a focal plane processor is often 
done in the analog domain resulting in a compact, low- 
power method of performing the signal computation. Due to 
inherent variation in fabrication processing, a large focal 
plane processor may have one or more pixels that provide 
erroneous signals, i.e., the pixel may always signal that it is 
being impinged with bright light when in fact this is not the 
case. These “bad pixels” may cause the analog computation 
to generate an incorrect result. Additionally, a given image 
may have an object in the field of view that interferes with 
the desired computation of some property of the desired 
object in the image. 
As an example, image sensors are commonly used in a 
wide variety of image-tracking applications. One such appli- 
cation is that of a sun-based position sensor. In order to 
compute the sun’s position using an imaging sensor, the 
sensor and associated computational circuitry must compute 
the centroid of the sun’s image. Centroid computation is a 
very useful, well known quantity for image-tracking appli- 
cations. Finding the centroid is an averaging process, the 
solution is robust to noise as well as insensitive to minor 
variations in illumination level. However, in practical 
applications, such as sun sensors, the illumination level of 
interfering objects that fall into the sensor’s field of view 
(e.g., glint) may be significant enough so as to adversely 
affect the centroid computation, thereby causing an error in 
the reported sun position. 
FIG. 1 is an illustration of a prior art focal plane processor 
10  (integrated circuit) including an nxn array 12 of imaging 
pixels 13 and signal processing means, e.g., computational 















FIG. 2 is a more detailed illustration a representative 
imaging pixel 13 from among the plurality of imaging pixels 
which makes up the nxn pixel array 12. The imaging pixel 
13 is shown to include transistors M1, M2 and M3, image 
element 22, row summing line ri, column summing line ci 
and reset line, reseti. Each pixel 13 contributes a current that 
is summed over the pixel’s respective row and column. 
Referring again to FIG. 1 ,  the processor 10 generally 
operates as follows. For each column (C~-C,-~) and row 
(ro-r,-l) of the nxn array 12, the imaging pixels are summed 
(each pixel contributes a current) after an integration period 
yielding n summed rows and n summed columns. Each 
summed row is passed to the row computational block 18 
and each summed column is passed to the column compu- 
tational block 19. The row and column computational blocks 
18, 19 use the respective n summed row and n column 
currents to compute some desired property of the image, 
e.g., a centroid. As stated above, a drawback of this prior art 
configuration is that in the case where one or more non- 
uniformities (e.g., undesirable objects, bad pixels) exist in 
the image, there is no provision for their removal. 
Thus, an improved processor would be desirable having a 
capability for removing the one or more non-uniformities 
thereby providing a more accurate computation of the 
desired property of the image. 
SUMMARY OF THE INVENTION 
The present invention is generally directed to a focal 
plane processor and associated method for removing non- 
uniformities which can potentially distort the computation of 
a desired property of the image field. The method of the 
invention, according to one embodiment, removes identified 
non-uniformities in the image field by disconnecting from 
further processing and readout, one or more rows and/or 
columns of a focal plane array which contribute to the image 
field non-uniformities. In so doing, a more accurate com- 
putational result of some desired property of the image field 
is achieved. 
Thus, in a first aspect, the invention relates to a method for 
removing one or more non-uniformities from an imaging 
focal plane array, the method generally comprising: observ- 
ing an image (i.e., video output) produced by a focal plane 
array processor to identify at least one row and/or column 
which contributes to a non-uniformity in the produced 
image; and means for removing the at least one row and/or 
column from further processing in the focal plane array. 
In a further aspect, the invention relates to a method for 
removing one or more non-uniformities from an imaging 
focal plane array, the method generally comprising: observ- 
ing an image (i.e., video output) produced by a focal plane 
array processor to identify at least one pixel which contrib- 
utes to a non-uniformity in the produced image; and means 
for removing the at least one pixel from further processing 
in the focal plane array. 
Circuitry for carrying out the above methods of the 
present invention includes at least a focal plane array, 
computational circuitry and processing circuitry all formed 
on a single substrate. The focal plane imaging array having 
current summing lines along each row and column and x and 
y position sensitive (computation) circuitry located on the 
edge of the array. The computation circuitry for computing 
some desirable property of the image field. In a first 
embodiment, the circuitry further includes circuitry for 
selectively disconnecting one or more rows and columns 
from the focal plane imaging array. The disconnection 
circuitry includes a plurality of row and column shift reg- 
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isters which provide control signals to area-of-interest (AOI) integration period. In the illustrative embodiment of FIG. 3, 
switches which selectively connectidisconnect the respec- after one integration period, n independent row summations 
tive rows and columns of the array. and n independent column summations are performed. Sub- 
In a further embodiment, the disconnection circuitry sequent to Performing the row and column summing 
includes a plurality of row and column shift registers which 5 operations, each summed row (ro-r,-i) is Passed, via a 
provide control signals directly connected to the respective respective row current summing line, to a respective row 
pixels for connectingidisconnecting the respective pixels. In A01  circuit 33a-n. Similarly, each summed column 
this embodiment, control is more refined in the individual (Cos,-i> is Passed, via a respective column current sum- 
pixels rather than selectively disconnecting the entire rows ming line, to a respective column A01 circuit 35a-n. 
and/or columns from further processing. FIG. 4 is a detailed schematic of an area of interest (AOI) 
Further advantages of the improved include an circuit 40. A01 circuit 40 illustrates the construction of each 
increased readout rate of a critical region, and enhanced of the respective row and column A01 circuits 33a-n, 35a-n 
dynamic range due to not processing regions with of FIG. 3 . h  previously described, each A01 circuit receives 
very high illumination. a summed row (column) current 42 from the nxn focal plane 
15 imaging array 12. Each A01 circuit 40 includes a pFET 45 
which functions as a passidon’t pass transistor. A01 circuit 
40 also includes an nFET transistor 47 which acts as a shunt 
one terminal 4sa of p~~~ 45, The signal is either passed 
10 
BRIEF DESCRIPTION OF THE DRAWINGS 
The present invention may be more understood from to ground. A summed row (column) signal 42 is supplied to 
PanYing drawings of the Preferred embodiments of the 20 through to the row (column) computational block 18 (19) 
the detailed description given below and from the accom- 
invention, which, however, should not be taken to limit the dependent upon the control signal 44 (i,e,, 0 or 1) supplied 
invention to the specific embodiments but are for explana- 
tion and understanding only. 
FIG. 1 is a simplified schematic of a focal plane processor 
constructed in accordance with the prior art; 
component of the imaging array of the focal plane processor 
of FIG. 1; 
FIG, 3 is a schematic of a focal plane processor con- 
structed in accordance with a first embodiment of the present 30 as a resistor to permit the current flow. 
invention; 
which is a component of the focal plane processor of FIG, 
3; 
FIG. 5 is a detailed schematic of a representative pixel of 
the imaging array of the focal plane processor of FIG. 3, 
according to a second embodiment of the present invention; 
FIG. 6 is a detailed schematic of a modified representative 
pixel of the imaging array of the focal plane processor of 40 
FIG. 5, according to the second embodiment of the present 
invention; and 
FIG. 7 is a detailed schematic of a representative pixel 
according to a third embodiment of the present invention. 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS 
from the x-axis (y-axis) n-bit shift register 36 (38). Acontrol 
signal 44 (bit value) of “0” supplied from the n-bit row 
(column) shift register 36 (38) indicates that the particular 
25 row r, (column ci) does not contain a non-uniformity, or a 
portion thereof In this case, the pFET 45 is turned “on” and 
the nFET 47 is turned “off)’ which allows the summed ith 
row (column) current 42 to pass through to the computa- 
tional block 18 (19). In this case, the A01 circuit 40 behaves 
In the case where the control signal 44 (bit value), 
(38) is a “1” indicating the particular row (column) contains 
at least some portion of an error source to be removed, the 
35 pFET 45 is turned “off’ and the nFET 47 is turned “on”. 
Under this condition, the row (column) signal 42 received by 
the computational block is zero and does not contribute to 
the computation. 
In this case, the summed ith row (column) current from 
the focal plane nxn array 12 is blocked. In order to avoid a 
floating point input to the computational block 18 (19), the 
nFET 47 shunts this node to ground. 
A second embodiment of a focal plane processor will be 
45 described with reference to FIG. 5. In the second embodi- 
ment of the invention, it is recognized that because identified 
row and current signals are not used by the computational 
block 18, 19 there is no requirement to actually sum the 
FIG. 3 is an illustration of a focal plane processor 30 respective pixels that make up the removed rows and/or 
constructed in accordance with a first embodiment of the so columns. This is achieved in one way by holding the cathode 
present invention. The processor 30 contains a number of of the diode at a fixed voltage (e.g., VDD). This prevents 
components that are identical in construction, and perform transistors M2 and M3 from passing any current to the row 
identical functions, to components described above with r, and column c, summing lines. 
regard to the prior art processor 10  of FIG. 1.  In particular, FIG. 5 is an illustration of an array pixel 13 which 
the inventive processor 30 includes a conventional nxn array 55 incorporates the AOI function internally by holding the pixel 
12 of imaging pixels 13 and row and column computational 13 in ‘‘reset” such that transistors ~2 and ~3 do not 
blocks 18,19. It is also contemplated that the array is an mxn contribute current to the row r, and column c, summing lines. 
array, i.e.9 an array having a different number of rows and The array pixel 13 of FIG. 5 is distinguished from the one 
columns. Also shown in FIG. 3 are components which described in FIG. 2 in that two transistors, M4 and M5, are 
embody the functionality of the Present invention. In 60 added. Transistor M4 is controlled (see point B) by a binary 
particular, FIG. 3 further includes row and column n-bit shift signal from the AOI column shift register, AOIC,, while 
registers 36, 38, a Plurality of row area-of-interest (A011 transistor M5 is controlled (see point C) by a bit from the 
circuits 33a-n, and a Plurality of column area-of-interest A01 row shift register, AOIR,. If either shift register presents 
(AOI) circuits 35a-n. The operation of the inventive pro- a yy value to the pixel, the cathode of the diode 22, (see 
cessor circuit 30 is described as follows. 65 point A), becomes clamped to a fixed voltage (e.g., VDD) and 
In operation, the pixels 13 in each column (cos,-1) and no current is applied to the respective row r, and column c, 
row (ro-r,-l) of the nxn array 12 are summed after each current summing lines. This approach eliminates the neces- 
FIG. 2 is a schematic of a representative pixel which is a 
FIG, 4 is a schematic of an area-of-interest (AOI) circuit supplied from the n-bit row (column ci) shift register 36 
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sity of having a separate A01 circuit block at the periphery 
of the array as described in the first embodiment. It is noted 
that the clamping voltage can be other VDD. It is further 
contemplated to utilize two voltages for switching therebe- 
tween. In the present embodiment, the A01 (switching) 5 
function is performed as an integral part of the pixel 13. This 
is distinguished from the first embodiment which required 
the A01 circuit block to perform the switching function. 
As shown in FIG. 6, a further modification to the second 
embodiment may be realized by noting that both the AOIRi 10 
and RESETi signals are common for all pixels in a given 
row. Since a pixel is held in “reset” if either of these signals 
is held low, transistor M5 can be removed and transistor M1 
is then driven with a signal that is the logical OR of AOIRi 
and RESETi, while maintaining the same functionality as 1s 
shown in FIG. 5 .  
The second embodiment is advantageous in that the A01 
function i5 performed as an integral part of the pixel. That i5, 
it provides advantages over the first embodiment in that it 
removes the necessity of having additional circuitry (i.e., a 2o 
separate A01 circuit block at the periphery of the array). A 
third embodiment further improves on the second embodi- 
ment by providing a further capability for disabling indi- 
vidual and/or particular blocks of pixels which constitute a 
number of aixels less than an entire row or column of pixels. 2s 
In the previous embodiments, disablement can only occur at 
the resolution of an entire row or column. The third embodi- 
ment provides a capability for isolating less than a complete 
row or column for removal. 
FIG. 7 is an illustration of an array pixel 13 which 
provides the above stated capability. In the third 
embodiment, transistors M4 and M5 are connected in series. 
As shown, the gate of transistor M4 receives a control signal 
first transistor is a pFET transistor and said second transistor 
is an nFET transistor. 
3. The focal plane array processor of claim 1, wherein said 
first transistor passes said summed ith row current from an 
ith row of said focal plane array to said computational 




computational circuitry for receiving a plurality of pro- 
cessed signals for computing a desired property of said 
formed image; and 
processing circuitry for receiving a plurality of signals 
from said focal plane array and transmitting said plu- 
rality of processed signals to said computational 
circuitry, 
herein the processing circuitry includes a first plurality of 
area-of-interest (AOI) circuits wherein each of said first 
plurality of area-of-interest (AOI) circuits receives at a 
first input a summed ith row current from an ith row of 
said focal plane array as one of said plurality of signals 
and receives at a second input a corresponding ith 
control signal from among a plurality of control signals 
stored in a row n-bit shift register, 
wherein said control signal is a binary signal set to one of 
a signal-passing and non-signal-passing value for 
respectively including and not including said summed 
ith row current in computing said desired property, 
wherein each of the first plurality of area-of-interest 
(AOI) circuits comprises at least a first transistor and a 
second transistor, the gates of said first and second 
transistors being coupled at a common node, said 
common node connected to said second input to receive 
said control signal from said row n-bit shift register. 
2. The focal plane array processor of claim 1, wherein said 
AOIRi from the row n-bit shift register. Also, the gate of 3s 
transistor M5 receives a control signal AOIC, from the 
column n-bit A01 shift register. In the case where both 
control signals (i.e., AOIRi and AOIC,) are low, both tran- 
sistors M4 and M5 are turned ‘on’ which causes the pixel 13 
to be held in “reset”. That is, when both control signals are 4o 
low, the V, voltage, which is maintained at the upper 
terminal of transistor M4 is passed through the open 
switches (i.e., transistors M4 and M5) and appears at point 
A. When point A (the cathode of the diode 22) is at the V,, 
voltage level, the gates of transistors M2 and M3 are high 4s 
and therefore prevented from conducting and therefore 
contributing any current from pixel 13. Conversely, if either 
control signal AOIRi and AOIC, is high, voltage V, cannot 
occur at point A. As such, the pixel 13 will contribute some 
current to the row and current summing lines. 
It is noted that the second and third embodiments differ 
from the first embodiment in their structure. In particular, the 
A01 function which is implemented by a plurality of A01 
blocks in the first embodiment is alternatively implemented 
internally in each pixel element in the second and third ss 
embodiments thereby removing the necessity of including 
A01 structures in both the second and third embodiments. 
While the present invention has been described with 
respect to a limited number of embodiments, those skilled in 
the art will aaareciate numerous modifications and varia- kn 
so 
4. A focal plane array processor comprising: 
a focal plane array including a plurality of pixels arranged 
in a matrix configuration for forming an image; 
computational circuitry for receiving a plurality of pro- 
cessed signals for computing a desired property of said 
formed image; and 
processing circuitry for receiving a plurality of signals 
from said focal plane array and transmitting said plu- 
rality of processed signals to said computational 
circuitry, 
wherein the processing circuitry includes a second plu- 
rality of area-of-interest (AOI) circuits wherein each of 
said second plurality of area-of-interest (AOI) circuits 
receives at a first input a summed ith column current 
from an ith column of said focal plane array as one of 
said plurality of signals and receives at a second input 
a corresponding ith control signal from a column n-bit 
shift register as one of a plurality of signals from said 
column n-bit shift register, 
wherein each of the second plurality of area-of-interest 
(AOI) circuits comprises at least a first transistor and a 
second transistor, the gates of said first and second 
transistors being coupled at a common node, said 
common node connected to said second input to receive 
said control signal from said column n-bit shift register. 
5 .  The focal plane array processor of claim 3, wherein said . .  _ _  I I  
tions therefrom. It is intended that the appended claims 
cover all such modifications and variations as falling within 
the true spirit and scope of the present invention. 
What is claimed is: 
1. A focal plane array processor comprising: 
a focal plane array including a plurality of pixels arranged 
control signal a binary signal set to one of a signal-passing 
and non-signal-passing value for respectively including and 
not including said summed ith column current in computing 
said desired property. 
6. The focal plane array processor of claim 4, wherein said 
first transistor is a pFET transistor and said second transistor 
is an nFET transistor. 
65 
in a matrix configuration for forming an image; 
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7. The focal plane array processor of claim 4, wherein said 
first transistor passes said summed ith current from an ith 
column of said focal plane array to said row n-bit shift 
register when said control signal is set to a signal-passing 
value. 
8. A focal plane array processor having computational 
circuitry and a focal plane array having a plurality of pixel 
elements arranged in a matrix configuration for forming an 
image, wherein each of said plurality of pixel elements is 
constructed to: 
receive a row control signal for one of preventing and 
permitting a row current signal from being passed to 
said computational circuitry; and receive a column 
control signal for one of preventing and permitting a 
column current signal from being passed to said 
putational circuitry, 
wherein said plurality of pixel elements include a row 
control transistor including a gate for receiving said 
row control signal. 
11. The method of claim 10, wherein the step of analyzing 
the image further comprises the steps of 
visually inspecting said image; and 
identifying those rows and/or columns which contribute 
12. The method of claim 10, wherein the step of initial- 
initializing an n-bit row shift register with control signal 
values indicating one of a presence of and an absence 
of at least a portion of at least one of said non- 
uniformities; and 
initializing an n-bit column shift register with control 
signal values indicating one of the presence of and 
absence of at least a portion of at least one of said 
non-uniformities. 
13. The method of claim 10, wherein the step of removing 
said non-uniformities in the focal plane array from further 
9. A focal plane array processor having computational 2o processing in said focal plane array further comprises the 
steps o f  
providing said initialized n-bit row shift register control 
signal values to corresponding area-of-interest (AOI) 
circuits for one of preventing and permitting a signal 
from being passed to said computational circuitry; and 
providing said initialized n-bit column shift register con- 
trol signal values to respective column area-of-interest 
(AOI) circuits for one of preventing and permitting a 
signal from being passed to said computational cir- 
to said non-uniformities in said image. 
izing processing circuitry further comprises the steps of  
lo 
15 
circuitry and a focal plane array having a plurality of pixel 
elements arranged in a matrix configuration for forming an 
image, wherein each of said plurality of pixel elements is 
constructed to: 
receive a row control signal for one of preventing and 
permitting a row current signal from being passed to 
said computational circuitry; and receive a column 
control signal for one of preventing and permitting a 
column current signal from being passed to said com- 3o 
autational circuitrv. 
25 
,l cuitry. wherein said plurality of pixel elements include a column 
control transistor including a gate for receiving said 
column control signal. 
14. The method of claim 10, wherein the step of removing 
said at least one non-uniformity in the focal plane array from 
non-uniformities in a focal ~~ further processing in said focal plane array further comprises 10, A method for 
plane array of a focal plane aryay processor where the focal 
plane array includes a plurality of pixels arranged in a matrix 
configuration for forming an image, the method comprising 
the steps of  
the steps 
providing said initialized n-bit row shift register control 
signal values to said plurality of pixels for one of 
preventing and permitting a row pixel current signal 
from being passed to said computational circuitry; and 
trol signal values to respective column area-of-interest 
(AOI) circuits for one of preventing and permitting a 
column pixel current signal from being passed to said 
computational circuitry. 
initializing processing circuitry to store data indicative of 40 
at least one row and/or at least one column which are providing said initialized n-bit column shift register con- 
to be removed from further processing; and 
removing said non-uniformities in said focal plane array 
from further processing using said processing circuitry, 
further comprising the step of analyzing an image gener- 45 
ated by said focal plane array processor to identify said 
non-uniformities. * * * * *  
